Abstract-A series-resonant converter (s.r.-converter) 
HE significance of series-resonant converters (s.r.-converters) has grown during the last decade. Initially the s.r.-converter was mainly used for dc-power conversion in aerospace and electronic systems because of its favorable properties (efficiency, weight, and reliability) [1] - [3] . Recently a trend can be perceived towards the development of s.r.-power converters for high-power processing. This includes fourquadrant dc-dc machine driving [4] , polyphase ac-dc conversion with a high-power factor in the polyphase supply line [5] , and dc-ac power conversion with sinusoidal output waveforms [9] . Apart from weight, efficiency, and reliability, these converters can provide a high-speed response and an accurate generation of ac waveforms with low harmonic distortion.
All the s.r.-converters described up to now have in common that the average output current is controlled by means of controlling the so-called firing angle ir. For dc-dc conversion there are both historical and theoretical reasons to do this.
Simulations and experiments [9] showed that this method of control cannot be applied to an important class of multiphase s.r.-converters. In this paper the basic problem will be pointed out. Subsequently (Fig. 2) .
Define:
iio(k) = il(1k + r(k)) 
Two important conclusions can be extracted from (6) and (7 (10) 2) when Es + V, < vcp(k) < 2Es: converter will operate in an asymmetrical mode (11) 3) when vcp(k) > 2E.: symmetrical converter operation is feasible.
P=CAlt. To increase the reliability of s.r.-converters, usually [7] the occurrence of condition (10) is monitored in some way (reverse-bias detection) and used to interrupt converter operation in case of pending turnoff failure. In the following section it will be shown that these interruptions may frequently occur in normally operated multiphase s.r.-converters, due to the absence of condition (10). Moreover, it will be shown that a control method exists which guarantees the occurrence of condition (12) [5] , [7] , [8] in fact necessary to control the capacitor peak voltage independently from the average current and maintain it at a sufficiently high value. The problem stated above can be solved by taking advantage of the specific structure of multiphase s.r.-converters. In these converters all semiconductors, including diodes, are implemented as thyristors, so the "diode" current can be retarded, thus generating a resonant current as indicated in Fig. 4 . Note that although the multiphase network does not contain diodes, the term "diode current"'is still used to designate the first current interval following a current zero crossing. The retardation angle, also referred to as the interpulse time td, provides an extra degree of freedom for control. The firing angle kr is used to control the peak capacitor voltage, while the retardation angle 4d is used to control the average current ji, 1av independently from v¢p. If the average current is controlled by means of a pulse integral controller, then 4;d fol-
k
The peak capacitor voltage should be controlled in such a way that a thyristor reverse bias is guaranteed for all possible combinations of input and output voltages. From the discussion in relation to (5), (6) , and (7), it will be clear that a reverse bias is guaranteed when vCp (k) > 2 max{E i(k), V01j (k)}.
(15) Possibly a less stringent condition might be formulated; however, the analysis under nonsteady-state conditions will be cumbersome and an alternative formulation will probably lead to asymmetrical currents. It will be shown that if (15) holds, one can find r(k) such that the following equation also holds:
(16) Equation (16) implies that 1) the reverse bias can be guaranteed for all succeeding converter cycles; 2) the co nverter is operating in a symmetrical mode with respect to the peak capacitor voltage.
Proof ii o(k) = -{vcp(k) + Es + V0} Sin 'lr(k).
Z1
Evaluation of (21) Instead of solving 'r(k) from (25), the capacitor peak vco(k) = -ES -VO + (vcp(k) + ES + VY) cos 4/r(k). (24) voltage is maintained at a constant value by application of a network (Fig. 5) Fig. 6 is, in combination with the previi described control mode, capable of generating output vol V0 > E. as well as V0 < E. Bearing in mind that the energy transferred by a vc source V within a certain interval is equal to the produ voltage V and the transferred charge Q within that int it follows from an energy balance that It is well known [4] that the network from Fig. 6 can operate at negative values of V0 in the normal operation mode (4th quadrant). Fig. 7(a) and (b) show waveforms of is, il, and io for both q > 0 and q < 0 where q < 1. Note that it follows from (32) that
Converter operation at a negative value of q does in fact signify that power is transferred from a low voltage V, to a high voltage ES. Because of the perfect structural symmetry of the converter in Fig. 6 with respect to the input and output, the converter should be able to transfer power from E to V0
where V0 > Es. it follows that for all converter switching modes the current waveforms have some properties in common:
The -diode current is opposed by the highest absolute terminal voltage, the direction of the thyristor current on the high voltage side is opposite to the direction of the diode current on that side, the direction of both the thyristor and the diode current on the low voltage side is such that they transfer power in the desired direction, when net energy is transferred to the highest absolute voltage voltage the following relation holds: As mentioned earlier (6) and (7) also apply to negative (33) values of q. In Fig. 8 are plotted as a function of 'P, for both q < 0 and q > 0.
Formulas for I q > 1 can be constructed from formulas for (7) see (8) (35) Fig. 9 . Converter operationnear q = 0.9 to show the cycle stealing process. To generate an output voltage in excess of the source voltage, the converter will have to tum over from switching mode a to switching mode c. This turnover process needs some elucidation. In both switching modes a and c (Fig. 7) , the capacitor peak voltage is maintained at a predescribed reference level (vcpref -3E).
From Fig. 8 it follows that in the steady state 'P, has to decrease when q approaches 1. When q = 1, the capacitor peak voltage cannot be maintained at the predescribed level, and will theoretically decay to 2E,. Without special measures the converter will stop due to the absence of a thyristor reverse-bias. To overcome this problem an additional operation mode is added to the converter. Whenever a decay of vcp is detected below a certain value, for instance 2.3 Es, the next diode pulse is omitted. After the thyristors have turned off, an extra thyristor pulse is generated which flows through the source and through a short-circuited output bridge via thyristors 211 and 212. This extra converter cycle does increase the capacitor peak voltage by approximately 2 Es to 4.3 Es, thus enabling the converter to operate for a few cycles in the q = 1 region. For a 90-percent efficient s.r.-converter this "cycle stealing" process will have to be carried out for values of q in between approximately 0.9 and 1.0, provided the converter turns over from switching mode a to switching mode c at q = 1. Fig. 9 shows the cycle stealing process when q = 0.9. Note the decay of vcp and further that a current pulse in il is missing in i,. The particular pulse is marked by the lower trace signal. Fig. 10 shows the turnover process from mode a to mode c and the changed appearance of il and i, The importance of the q > 1 feature is evident when one considers converter efficiency iq. It is well known [2] , [4], [5] , [7] The decreasing 77 is due to the fact that a decreasing q is accompanied by an increasing diode current which does not contribute to the power extracted from the source, although it does contribute to the losses. From this statement it can be concluded that for all applications where a variable inputoutput voltage ratio is required, for instance, dc-ac conversion, it may be of advantage to allow for the q > 1 switching mode, and choose transformers, if present, such that the "'average" q value of the converter is close to 1. Here q is defined according to q = Vxa/Es where Vxa is the reflected output voltage on the primary side of the transformer.
IV. CONCLUSION The control mode described in this paper facilitates independent control of average resonant current and capacitor peak voltage. Proper control of vp will guarantee uninterrupted and symmetrical operation of a class of multiphase s.r.-converters. For dc-dc converters the benefits of this control mode are less significant and probably do not counterbalance the handicaps of a slight increase of current distortion, as well as having to replace diodes by controllable switches in the input or output bridge. Single and multiphase acconverters do not require any modification of the power network to implement the new control mode. For a converter which does contain controllable switches in the output bridge (Fig. 6) , the new switching mode is demonstrated and associated current waveforms are shown for the new and related basic switching modes. The new switching mode facilitates the operation of s.r.-converters at both q < 1, and well as q > 1, without the application of a transformer. The added feature provides a tool for optimizing the performance of s.r.-ac converters.
